 |
| |
|
 |
Introduction
: |
| |
 |
Socle has developed an "RTL2Silicon"
service to optimize your SoC design, maximize the productivity
of your engineering and minimize the potential risk of your
project |
 |
Socle can guarantee your SoC project by meeting
both schedule target and performance goal |
| |
|
|
 |
Why RTL2Silicon
: |
| |
 |
Socle, the leading provider of SoC platform
based solution & service, has developed a design implementation
platform SoC-ImP®" for setting up the standards of
the SoC design implementation, that includes |
| |
An advanced design methodology and flow which
adopt physical synthesis technology, hierarchical design methods
and provide solutions for timing/power/DFT/signal integrity
& reliability requirements
A systematic kernel which integrates project management, flow
management, script generator and result analyzer to control
the sequence of design implementation processes
A secured database management of library, IP and design database
|
 |
SoC-ImP ®" provides a predictable
& derivative mechanism, which is composed of systematic
process, configurable script database, accumulated EDA tool
experiences and Socle's own methodologies and expertise for
the challenges in VDSM era |
 |
Consolidate Technology for Complex Design
Challenge |
| |
- Over million logic gate count with a lot of embedded hard
macros and silicon IPs
- Over hundred MHz operating frequency with multiple clock
domains
- Over 95% test coverage requirement
- Extreme low power requirement
|
 |
Advanced Process Technology |
| |
- Ready for 0.13 m/0.18 m/0.25 m/0.35 m
process
- Development for 90nm |
 |
Complicated IP Integration capability |
| |
- CPU : MIPS4K series, ARM7, ARM9, Tensilica
- Memory : 1-T SRAM, Register File, SRAM, ROM
- Analog IP : PLL, USB 1.1/2.0 PHY, Ethernet 10/100 and Giga
PHY, A/D and D/A
- Digital IP : Memory Controller, DMA, AHB2PCI, USB Controller,
UART, Timer, IrDA, RTC
- Special I/O : SSTL2, PCI, Analog I/O for PLL, A/D and D/A
IP with I/O integration |
 |
Different Package support |
 |
Different testing solutions from High-End
to Low-End |
| |
|
|
 |
Service Flow
: |
| |
 |
| |
|
 |
Methodology
: |
| |
 |
SoC-ImP® Implementation Platform |
 |
A Pre-verified SOC Design Implementation Platform
to Enable SoC-ImP® Service |
 |
Featuring Hierarchical Physical Synthesis,
Timing Closure, DFT, Low Power, Signal Integrity and Reliability,
and Turnkey solutions |
 |
For more details, please refer to SoC-ImP®
Solution |
| |
|
|
 |
Deliverables
: |
| |
 |
RTL Closure Solution |
 |
SoC Timing Closure Solution |
 |
SoC Design-For-Test Solution |
 |
Physical Implementation and Verification Solution |
 |
Signal Integrity and Reliability Solution |
 |
Low Power Solution |
 |
Turnkey Solution |
| |
|
|
 |
Silicon Library Support :
|
| |
 |
Standard Library |
| |
- TSMC : 0.13 m/0.18 m/0.25 m/0.35 m
- UMC : 0.13 m/0.18 m/0.25 m
- Chartered : 0.18 m/0.25 m
- IBM : 0.13um/0.18 m
|
 |
Foundry and Process Specific Macros |
 |
Analog |
| |
- USB 2.0/1.1 Transceiver
- PLL (250 MHz ~ 533 MHz)
- A/D (40 ~ 50 MHz, 10 bits)
- D/A (100 ~ 250 MHz, 6 ~ 10 bits) |
 |
Embedded Memory Core |
| |
- High Speed/Low Power/High Density SRAM
- Via Programmable ROM
- eFlash
- 1-T SRAM
- Register Files
- FIFO |
 |
Other IPs |
| |
|
|
 |
Design Environment : |
| |
EDA
Tool List
| Design
Methodology/Flow |
EDA Tools |
| Code Purification |
Synopsys : Nova-Explorer |
| Synthesis |
Synopsys : Design Compiler
Cadence : PKS |
| Physical Synthesis |
Synopsys : Physical Compiler
Cadence : PKS |
| Floorplan and P&R |
Cadence : FE
Synopsys : Astro |
| Layout Editor |
SpringSoft : Laker |
| RC Extraction & Central Delay Calculation |
Synopsys : Star-RCXT
Cadence/Celestry : MDC-SI |
| Layout Verification |
Mentor : Calibre |
| Static Verification |
Synopsys : PrimeTime
Verplex : LEC |
| Dynamic Verification |
Synopsys : VCS
Cadence : NC-Verilog
Mentor : Modelsim
SpringSoft : Debussy |
| DFT & ATPG |
Synopsys : DFT Compiler, TetraMAX
LogicVision : MBIST-IC, BSD |
| Power Analysis |
Synopsys : Power Compiler , Prime Power
Cadence : Voltage Storm |
| Signal Integrity |
Cadence/Celestry : Nautilus
Synopsys:Astro Xtalk |
| Test Bench Generation |
Verisity : Specman |
|
| |
Hardware
List |
| |
Sun Workstation - 2 CPUs/8G Memory
Blade 1000
Blade 2000
Linux Workstation - 2 CPUs/4G Memory
Super Micro
File Server
EMC file server |
 |
Request Form : |
| |
Please contact with our sales
representative |
| |
|
|